Kuan Luo

A Convolutional Neural Network Accelerator with High-level Synthesis

2024

The use of hardware description languages (HDLs) and the implementation of techniques like pipelining and dataflow optimization significantly increase the complexity of designing field-programmable gate arrays (FPGAs). This added complexity poses challenges in translating hardware …