V. Parthipan

Design and FPGA Implementation of Efficient Multiplier Architecture using Reversible Logic

2025 · WSEAS Transactions on Signal Processing archive

In the present scenario in wireless communication, portable and mobile devices have consistently demanded the designer to design the device for low power consumption and fastest data path computations at low cost. Power loss and …