Bingkun Yao

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning

2025

Recent advancements in large language models (LLMs) have sparked significant interest in the automatic generation of Register Transfer Level (RTL) designs, particularly using Verilog. Current research on this topic primarily focuses on pre-training and instruction …