Ganopati Roy

Low power Optimum Design of BCD Adder in Reversible Logic

2017

Reversible logic has captured significant attention in recent time as reducing power consumption by recovering bit loss from its unique input-output mapping. This paper presents a compactn-digit BCD adder where a low cost reversible ODU …