article

A Latency Processing Unit: A Latency-Optimized and Highly Scalable Processor for Large Language Model Inference

  • IEEE Micro
  • Institute of Electrical and Electronics Engineers
Research footprint

At a glance

Citations
13
References
10
Comments
0
Paper overview

Abstract

The explosive arrival of OpenAI’s ChatGPT has fueled the globalization of large language models (LLMs), which consist of billions of pretrained parameters that embody the aspects of syntax and semantics. HyperAccel introduces a latency processing unit (LPU), a latency-optimized and highly scalable processor architecture for the acceleration of LLM inference. The LPU perfectly balances memory bandwidth and compute logic with streamlined dataflow to maximize performance and efficiency. The LPU is equipped with an expandable synchronization link that hides data synchronization latency among multiple LPUs. HyperDex complements the LPU as an intuitive software framework to run LLM applications. The LPU achieves 1.25 ms/token and 20.9 ms/token for the 1.3B and 66B models, respectively, which is 2.09× and 1.37× faster, respectively, than a GPU. The LPU, synthesized using Samsung’s 4-nm process, has a total area of 0.824 mm2 and power consumption of 284.31 mW. LPU-based servers achieve 1.33× and 1.32× energy efficiency over Nvidia’s H100 and L4 servers, respectively.

Record transparency

Publication details

DOI
10.1109/mm.2024.3420728
OpenAlex
W4400448267
Document type
article
Language
EN
Source
IEEE Micro
Last metadata update
Community

Comments

Log in to join the discussion.

  1. No comments yet. Start the discussion.