Kiyoharu Hamaguchi

Extracting hardware assertions including word-level relations over multiple clock cycles

2018

Various mining approaches have been proposed for the automatic generation of temporal assertions from execution traces of hardware designs. These approaches can handle assertions based on LTL formulas or PSL, and many of them can …