Takuma Matsuno

Evaluation of the Design Exploration of a Binarized Neural Network for FPGA using HDLRuby

2022

This paper presents an example of design exploration using the hardware description language HDLRuby of a binarized neural network (BNN) targeting a FPGA. It took 21 hours for describing and testing down to the FPGA …