Daniel Gracia Pérez

Aspycot: A Spike and Python Co-simulation Testbench for Hardware Monitoring IPs

2025

As systems-on-chip (SoCs) scale in complexity, monitoring Intellectual Properties (IPs) such as trace components, performance monitoring units (PMUs), and security-related IPs have an essential role in providing insights on the system real-time behavior, allowing for …