Sungju Ryu

Area-efficient AdderNet hardware accelerator with merged adder tree structure

2023 · IEICE Electronics Express

This brief introduces an area-efficient AdderNet hardware accelerator. AdderNet replaces multiply-accumulate computations of neural network processing with addition operations, thereby reducing computational cost. However, the previous accelerator uses two adders for a kernel computation to …