Synthesis Algorithm for Reversible Logic

In this paper, we propose a synthesis method based on basis. We have tested the proposed algorithm on a set of the reversible benchmark circuits. Compared with existing synthesis method, this heuristic reduces area 9% on average.