conference-paper

An Efficient VHDL Implementation of two Artificial Neural Networks on Zynq-7000 FPGA

Research footprint

At a glance

Citations
0
References
6
Comments
0
Paper overview

Abstract

This paper presents the FPGA implementation of two different topologies of an Artificial Neural Network (ANN) on the Xilinx Zynq-7000 evaluation board. The engine dataset available in MATLAB is used to train the neural network. The resulting parameters of a neural network are taken from MATLAB and are used to implement it on FPGA. Two structures are implemented with different accuracy of sfix_24_8 and sfix_32_16 and different clock frequencies and resource utilization is measured. The maximum achievable frequency measured is 83.33 MHz and the minimum power is 0.203 W.

Record transparency

Publication details

DOI
10.1109/ccece58730.2023.10288905
OpenAlex
W4387951222
Document type
conference-paper
Language
EN
Last metadata update
Community

Comments

Log in to join the discussion.

  1. No comments yet. Start the discussion.